

Courant Institute of
Mathematical Sciences

AEC Computing and Applied Mathematics Center

A 16 Channel Medium Speed Multiplexer

Vincent T. Prestianni

AEC Research and Development Report

Mathematics and Computers
May 1971

New York University



UNCLASSIFIED

AEC Computing and Applied Mathematics Center
Courant Institute of Mathematical Sciences
New York University

Mathematics and Computers

NYO-1480-171

A 16 CHANNEL MEDIUM SPEED MULTIPLEXER

Vincent T. Prestianni

Contract No. AT(30-1)-1480

UNCLASSIFIED

TABLE OF CONTENTS

	PAGE
1. INTRODUCTION	1
2. SYSTEM OPERATION.....	4
3. HARDWARE STRUCTURE.....	7
A. Clock, Timing, And Decode Circuitry.....	9
B. Pre-Multiplexer Circuitry.....	12
C. Delay Line Memory.....	14
D. Computer/Multiplexer Interface.....	23
4. SOFTWARE	
A. Software Specifications.....	29
B. Computer I/O Examples.....	33
5. APPENDICES	
A. RS-232-B Serial Channel Standard.....	37
B. Honeywell 16-Bit Series Standard I/O Channel.....	40
C. System Schematics.....	45

1. INTRODUCTION

A medium speed multiplexer system that interfaces 16 synchronous serial channels to a Honeywell 16-bit series computer is described in this report. The system permits simultaneous communication between the Control Data 6600 computer, at the Courant Institute of Mathematical Sciences, and any 16 sites accessible by telephone or private line.

The salient features of the system are:

- a. The multiplexer channels function with any synchronous data device in a half or full duplex mode.
- b. The multiplexer channels handle data rates up to 10k bps.
- c. The multiplexer channels are individually synchronized by the data channel clocks.
- d. Eight-bit byte registration for a channel in the input mode is accomplished within the multiplexer. This feature can be bypassed for any channel if complete data transparency is desired.
- e. Software overhead is less for 16 channel communication with the multiplexer/computer composite than with the computer alone and attendant interfaces.
- f. The operating modes of each channel are controlled by the Honeywell computer software.

g. The data passing through the multiplexer, whether transmitting or receiving on any channel, is in no way altered. The philosophy of data transparency, a necessity in a research environment, is thus adhered to.

The multiplexer handles all remote batch entry of the CDC-6600. Figure 1 shows the CDC-6600/DDP-516 configuration* at the Computing Center.

* The CDC-6600/DDP-516 interface and the remote entry system for the CDC-6600 are described in the following AEC Research and Development Reports published by New York University: Bianchini, R. P., "An Interface Between a Control Data 6600 Series Computer and a Honeywell 16-Bit Series Computer", NYO-1480-119, October 1969; Francheschini, E., Feinroth, Y., and Goldstein, M., "A Remote Entry System for the CDC-6600", NYO-1480-148, April 1970.




FIGURE 1 - 6600/516 CONFIGURATION

2. SYSTEM OPERATION

The remote entry configuration of the CDC-6600 consists of 16 synchronous serial channels interfaced by the multiplexer to a Honeywell 16-bit computer. The Honeywell computer is interfaced to the CDC-6600. This small "front end" computer, which is interfaced to the CDC-6600, performs the dual function of I/O controller and temporary storage. Any of the Honeywell models DDP-116/416/516 or H-316 can be used for this purpose.

The data to and from the serial channels is in the form of bit streams driven by channel clocks. The I/O structure of the Honeywell computer permits communication on a byte level. Therefore, the throughput of the multiplexer requires that it contain a memory. Since the multiplexer/computer communication is asynchronous, the multiplexer must be capable of communicating to the computer the real time requirements of the 16 serial channels. Accordingly, the multiplexer utilizes the hardware interrupt feature of the computer.

From an overall system point of view, the computer outputs data through the multiplexer to any one of the 16 serial channels. Transmission from computer to multiplexer is in 8-bit bytes. The multiplexer distributes the bytes as specified by the computer. Then the 8-bit bytes are marched out serially onto the appropriate channels. Since the channels are synchronized to channel trans-

mission clocks, the computer must maintain an output data rate of one 8-bit byte for every 8 counts of the corresponding channel transmission clock.

The computer collects data from any one of the 16 serial channels. The bit streams are synchronized to channel derived receive clocks. The multiplexer collects and stores the bits into groups of 8-bit bytes. The computer takes these bytes along with additional information for channel identification. Since the channels are synchronized to channel derived receive clocks, the computer must maintain an input data rate of one 8-bit byte for every 8 counts of the corresponding channel clock. While the bits are collected, the multiplexer hardware establishes the byte synchronization of the received message. The computer software is thus relieved of this task. A hardware switch can bypass this feature for any channel.

The multiplexer allows each of the 16 channels to operate independently. Thus, each channel may operate in a receive or transmit mode, at different data rates, in full or half-duplex, and with or without byte synchronization for received messages.

The computer interrupt circuitry controls the byte level communication between the computer and multiplexer. When the computer is interrupted for input, it collects the 8-bit bytes that the receive channels have ready. When the computer is interrupted for output, it outputs the 8-bit bytes that the multiplexer can accept for the channels in the transmit mode.

The multiplexer memory contains 48 bits for each channel: 24 for input and 24 for output data. In each case, double level byte buffering is employed. The design allows the computer an 8 bit time interval for servicing the multiplexer for input or output data. A real time hardware clock in the multiplexer paces the computer input and output interrupts. The real time bit requirements of the 16 serial channels determine the pacing rate.

Previous techniques would have required the computer to treat the 16 serial channels with individual 8-bit byte interfaces as separate devices, all with separate interrupts. This creates a software environment with a high interrupt overhead. The multiplexer has only two interrupts for all of the 16 serial channels: one for input, one for output. This feature reduces the interrupt software overhead that is required for communication between the 16 serial channels and the computer.

3. HARDWARE STRUCTURE

The multiplexer comprises four sections--see Fig. 2.

A. Clock, Timing, and Decode Circuitry. Synchronizes the delay line memory to the pre-multiplexer scanning and to the computer/multiplexer interface.

B. Pre-Multiplexer. Synchronizes each serial data channel to the multiplexer memory. Contains the individual channel mode selection switches.

C. Delay Line Memory. Consists of twelve 1 MHz delay lines for double, level buffering of each of 16 channels. Each delay line has a 64 bit capacity.

D. Computer/Multiplexer Interface. Functions as a communication channel between the delay line memory and the computer. Can buffer an 8-bit byte for computer input and output data. Buffering is necessary because of the 64 μ sec access time of the delay line memory.




FIGURE 2 - SYSTEM BLOCK DIAGRAM OF 16 CHANNEL MULTIPLEXER

3A. Clock, Timing, and Decode Circuitry

(See Appendix C Schematics, Sheet no. 7)

Contains a 1 MHz crystal control clock, a 6 bit countdown chain, a 2 bit decoder, and a 4 bit decoder. The 2 bit decoder cycles every 4 clock counts; the 4 bit decoder cycles every 64 clock counts. See Fig. 3. Since the 1 MHz clock drives the delay lines, one cycle of the 4 bit decoder corresponds to one delay line trip. Fig. 4 shows the timing relationship of all the clock outputs. The 4 bit decoder has sixteen 4 μ sec states: 00_8 , 01_8 , 02_8 , 03_8 , ..., 17_8 . Each state has four 1 μ sec sub-states: T0, T1, T2, and T3. Thus in the sequential time allocation of the 16 data set channels, the time slice for each is subdivided into four 1 μ sec sub-states: T0, T1, T2, and T3.




FIGURE 3 - SYSTEM CLOCK AND DECODE CIRCUITY

TIMING WAVE SHAPES GENERATED BY CLK, DEC CIRCUITRY




FIGURE 4

3B. Pre-Multiplexer Circuitry (Appendix C Schematics, Sheets 1-6)

Each pre-multiplexer channel comprises seven flip-flops, "nand" gates for scanning and control, and level convertor circuits for voltage compatibility between the pre-multiplexer and the synchronous serial data channels.

Two flip-flops are used for channel mode selection, and are separately controlled by the computer software. Two flip-flops are used for receiving serial data from the channel. Three flip-flops are used for transmitting serial data onto the channel.

Data Terminal Ready Flip-Flop

In the "1" state, enables the channel to operate. In the "0" state, closes off the logic and disconnects the channel from the remote user.

Request to Send Flip-Flop

In the "1" state, sets the channel into the transmit mode. In the "0" state, sets the channel into the receive mode. The state of this flip-flop is forced by a hardware switch when the channel is used in a full-duplex mode.

Receive Data and Receive Clock Flip-Flops

The receive data flip-flop functions as a one-bit serial buffer. The receive clock flip-flop functions as a switch which is set by the channel receive clock. The switch remains set until the delay line memory can accept the bit from the receive data flip-flop. This can occur only during the 4 μ sec time slice assigned to the channel.

Transmit Clock and Two Transmit Data Flip-Flops

The transmit clock flip-flop functions as a switch which is set by the channel transmit clock. The switch remains set until the delay line memory can output data to the two transmit data flip-flops. The two flip-flops function as a two bit serial buffer which outputs data to the channel at a rate determined by the transmit clock.

3C. Delay Line Memory

(Appendix C Schematics, Sheets 8-17)

This section of the hardware contains the memory required for control and double level buffering of all of the 16 serial data channels. The receive buffers are used with a compare circuit to establish byte synchronization of the receive message. The memory consists of 64 sequential 12-bit words. A new word is accessed from the sequential memory at a 1- μ sec rate. The total cycling time of the memory is 64 μ seconds. Four of the 12-bit words are used for handling data bits of each serial data channel.

Channel bit storage requirements are shown in Tables I and II, p. 17-19. Delay line memory bit assignments are shown in Fig. 5. The first two words, T0 and T1, are used for channel receive data. The second two words, T2 and T3, are used for channel transmit data. Because of the sequential nature of the memory, byte transfers from T0 to T1 and T2 to T3 are accomplished by using an 8-bit data delay register (8 flip-flops). Accordingly, in the receive mode, the channel data collection buffer T0 precedes the byte static buffer T1; in the transmit mode, the channel data distribution buffer T3 follows the static buffer T2.

The combination of serial and parallel 8-bit buffers, for input and output, forms the double level buffering mechanism for each channel. The byte static buffers store 8-bit bytes. The serial

buffers satisfy the real time requirements of the serial data channels (one bit per channel clock interval).

The delay line memory consists of the following circuitry plus interconnecting logic and flip-flops--see Fig. 6.

8-Bit Data Register

This register is inserted between the output and input of the delay line memory. It is used to transfer byte data from the serial buffer to the byte static buffer (receive mode), or from the byte static buffer to the serial buffer (transmit mode). These transfers take place when the input serial buffer goes full, or when the output serial buffer goes empty.

Synch Compare Circuitry

Establishes the first bit of a receive message. The circuit compares the contents of the receive serial buffer against a known pattern (synch), as the receive bit stream is marching through the receive serial buffer.

Add "1" Logic

Six bits for each channel are reserved in memory to store two separate 3 bit counts. One set is for the number of receive serial buffer shifts, the other is for the number of transmit serial buffer shifts. The add "1" logic updates these counters every time data is shifted.

Twelve 64-Bit Delay Lines

Each delay line is a 64-bit MOS 1 MHz shift register. A stored bit can only be read when it is shifted out of the end of the delay line. By feeding the delay line output back into the input logic gates, a bit can either be stored indefinitely or modified as required. An expandable "or" node is provided at the input of each delay line. This allows for the addition of as many control functions as needed. The 12 delay lines operate in parallel; therefore, at any one time, a 12-bit word is read out by looking at the output of each of the delay lines. Because of the output to input feedback, this word can be either stored indefinitely or modified. When clocking these lines at a 1 MHz rate, a new 12-bit word appears at the outputs of the delay lines every one μ second. Since these lines are 64 bits long, a particular 12-bit word is accessible every 64 μ seconds. At this point, it can either be modified or reinserted as is into the lines. The lines operate in complete synchronism with the scanning of the 16 pre-multiplexer channels. Each pre-multiplexer is allowed a 4 μ sec time slice--Fig. 7. During this time slice 4 sequential, 1 μ sec 12-bit words of delay line memory are accessible. This occurs for each pre-multiplexer channel every 64 μ seconds.

Table I - Input Data Bits For Each Serial Channel

1. 7 bits are used as a serially loaded, parallel-out shift register buffer. The buffer shifts in data at a rate equal to the receive channel clock.
2. 8 bits are used as a parallel-in, parallel-out byte static buffer.
3. 3 bits are used to store the number of shifts of the receive serially loaded buffer. The count is updated by 1 for each shift of the serial buffer.
4. Full bit. This is a switch which is set when the serial buffer is full, and its contents are transferred to the static buffer. This occurs when the 3-bit stored count cycles through its zero state. The switch is reset when the multiplexer/computer interface can accept the 8-bit byte from the byte static buffer.
5. 2 bits are used to establish the first bit of the receive message. These are the pre-synch and synch bits.
6. 2 bits are used to mark the first bit of the receive message, and to send a termination word to the computer when the serial

channel is no longer receiving data. These are the start and stop bits.

7. Overwrite bit. This is a switch which is set when the computer fails to meet the receive real time byte requirements of the serial channel.

Table II - Output Data Bits For Each Serial Channel

1. 8 bits are used as a parallel-in, parallel-out byte buffer.
2. 8 bits are used as a parallel-in, serial output shift register. This buffer shifts out data at a rate equal to the transmit channel clock.
3. 3 bits are used to store the number of shifts of the transmit serial output buffer. The count is updated by 1 for each shift.
4. Empty bit. This is a switch which is set when the serial output buffer is empty. At this point, an 8-bit byte is transferred to it from the byte static buffer. This occurs when the 3-bit stored count cycles through its zero state. The switch is reset when the multiplexer/computer interface loads the static buffer with another 8-bit byte.
5. Underwrite bit. This is a switch which is set when the computer fails to meet the transmit real time byte requirement of the serial channel.




FIGURE 5 - BIT ASSIGNMENTS IN MEMORY FOR HANDLING ONE OF SIXTEEN SERIAL CHANNELS. TOTAL MEMORY REQUIREMENT IS 64 TWELVE BIT WORDS.





FIGURE 6 - DELAY LINE MEMORY



MEMORY SYSTEM IS SYNCHRONIZED TO THE PRE-MULTIPLEXER CHANNEL SCANNING SYSTEM. THEREFORE A GIVEN PRE-MULTIPLEXER CHANNEL HAS ACCESS TO ONLY ONE GROUP OF FOUR $1/\mu$ SEC WORDS (T0, T1, T2, T3). 16 CHANNELS ARE HANDLED BY THIS SEQUENTIALLY CONSTRUCTED MEMORY.

FIGURE 7 - MEMORY SYNCHRONIZATION

3D. Computer/Multiplexer Interface (Appendix C Schematics, Sheets 18-28)

This section of the hardware contains two interfaces. They interface the delay line memory receive and transmit byte static buffers to the I/O bus of the computer. One interface contains the input data register, and the other the output data register. These registers provide the computer I/O bus with access to the delay line memory. A real time clock is used to pace the computer hardware interrupts for the 2 registers. The frequency of the clock depends upon the real time requirements of the channel with the highest bit rate.

Input Data Register System (Appendix C Schematics, Sheets 18, 19, 23)

When the byte storage buffers (word T1, Fig. 7) of the delay line memory become full, they compete for the input data register. When one byte is in this register, bytes are gated out until the register goes empty. The full condition of this register is gated with the pacing circuit. This generates an interrupt that causes the computer to enter an input routine.

When the input data register goes empty, it is ready to accept new bytes from the delay line memory. The process of the delay line memory emptying its byte storage buffers into the input data register continues until all receive byte buffers are empty.

As byte data is transferred from the delay line memory to the input data register, 4 bits from the clock, timing, and decode circuitry are strobed into 4 flip-flops of the register for channel identification. An additional 4 bits are strobed in the register. These are the overwrite, underwrite, start, and stop bits--see Fig. 5.

The overwrite and underwrite bits are set only when the computer fails to satisfy the real time byte requirements of the channel for either the receive or transmit mode. The start bit is set to indicate to the computer the first byte of the receive message. The stop bit is set when the channel stops receiving.

Output Data Register (Appendix C Schematics, Sheets 20, 25-27)

When the byte static buffers (word T2, Fig. 7) of the delay line memory go empty, an empty-flag is set in the 16-bit delay line status register--Fig. 9. The empty-flag corresponds to the channel that went empty. The flag "or" output is gated with the pacing circuit for computer interrupt operation. The computer senses this empty-flag, and the empty/full status of the output data register--Fig. 9. When the register is empty and the empty-flag is set, the computer is allowed to output a word for the corresponding transmitting channel. The computer output word is in the format shown in Fig. 9. The successful execution of this output resets the empty-flag in the 16-bit delay line status register. The empty-flag that gets reset is determined by the transmit channel 4-bit address, as indicated in the word format.

With the 16-bit delay line status register, the computer does not have to access the delay line memory (64 μ sec access time) to check the empty/full status of a given byte static buffer. The register allows the computer to sense the condition without any memory (delay lines) access time. The importance of knowing this condition in advance is to prevent the computer from placing data, which the delay line memory will not accept, in the output data register.


The output data register, which stores byte data with its corresponding 4-bit channel address, remains full until the appropriate cell in the delay line memory is addressed by using the address compare circuit--Fig. 9. Since the total cycle time of the memory is 64 μ seconds, the byte data transfer to memory will take place within this time. When the output data register goes empty, it is ready to accept new computer output data.

Interrupt Operation

There are two separate interrupts generated: one for all channels with receive byte data, and the other for all channels with transmit byte data. A real time clock is used to pace the interrupts.

The computer can then service the multiplexer in one routine for all transmitting channels, and one other routine for all receiving channels. This reduces the software overhead required for handling 16 serial data channels. The frequency of the interrupt

pacer must be selected to satisfy the byte level requirements of the serial channel with the highest bit rate.






FIGURE 9 - CIRCUITRY FOR BUFFERING TRANSMIT CHANNEL DATA

4. SOFTWARE

4A. Software Specifications--Honeywell 16-Bit Series Machine

Interrupt Operation

SKS/430. Skip if not interrupting for input.

SKS/431. Skip if not interrupting for output.

SMK/020. Set mask for interrupting. A "1" in bit 3 of the A-register allows the multiplexer to interrupt for inputs. A "1" in bit 4 allows the multiplexer to interrupt for outputs. The master clear button on the computer console resets these bits.

Input Data to Computer

INA/1030. The program will skip the next instruction if the multiplexer is ready with data at the computer I/O bus. The next instruction is executed if the multiplexer is not ready to transfer data to the computer. The input data is in the format shown in Table III. Byte synchronization is performed in the multiplexer hardware. This feature can be bypassed on any individual channel if desired.

SKS/330. Skip if there are more inputs. If there are more inputs, the program may loop up to a maximum of 64 μ seconds on the next INA/1030 instruction.

Outputting Data from the Computer to the Multiplexer

OTA/031. The program will skip the next instruction if the multiplexer accepts the output data. If it cannot accept the data,

the next instruction in the program is executed. The output data is in the format shown in Table IV. When the OTA/031 instruction is executed, the channel delay line byte buffer and the interface register of the multiplexer must be empty in order for the output data to be accepted.

SKS/331. Skip if there are any channel byte buffers empty.

SKS/231. Skip if the interface register is empty. The program may loop to a maximum of 64 μ seconds, since the multiplexer hardware will empty the register within this time.

SKS/531. Specifying bits 1 through 4 of the output data format (Table IV) provides the test for the empty/full status of the channel delay line byte buffer. This instruction is a skip if empty.

Instructions for Setting Multiplexer Modes

OTA/131. This command unconditionally outputs a 16-bit word to the multiplexer. Bits 1 through 16 of the A-register represent channels 1 through 16. A "1" bit switches on the channel; a "0" bit switches off the channel. The master clear button on the computer console turns on all channels.

OTA/230. This command unconditionally outputs a 16-bit word to the multiplexer. Bits 1 through 16 of the A-register represent channels 1 through 16. A "1" bit sets the channel in the transmit mode; a "0" sets the channel in the receive mode. The master clear button on the computer console sets all channels to the receive mode.

INA/1130. This command unconditionally inputs a 16-bit word from the multiplexer. Bits 1 through 16 represent channels 1 through 16. A "1" bit indicates that a valid user is connected to the channel. A "0" bit indicates that there is no valid user connected to the channel.

Table III -- Input Data Format

<u>Bits</u>	<u>Function</u>
1 through 4	4-bit address.
5	Overwrite bit. A "1" bit indicates that the computer is not satisfying the channel input real time requirements.
6	Underwrite bit. A "1" bit indicates that the computer is not satisfying the channel output real time requirements.
7	Start bit. A "1" bit indicates the first byte of the receive message.
8	Stop bit. A "1" bit indicates that the channel has stop receiving.
9 through 16	8 bit receive byte.

Table IV -- Output Data Format

<u>Bits</u>	<u>Function</u>
1 through 4	4-bit channel address
5 through 8	Spare bits
9 through 16	8-bit transmit byte

4B. Computer I/O Examples

Multiplexer Input

The delay line memory is a sequential buffer which takes 64 μ seconds to step through a complete cycle of memory. There is only one register between the delay line memory and the computer. If data can be accepted fast enough, the computer can do an effective scan of the delay line memory in 64 μ seconds.

Straight line coding is an approach that can be used for an input scheme. In order that the computer completely scan the delay line memory for inputs, the three step input instruction set (DDP-516 computer) is repeated 22 times.

INPUT	BSZ 1
	INA /1030
	JMP *+2
	STA BUFF 1

	INA /1030
	JMP *+2
	STA BUFF 2

```
INA  /1030
JMP  *+2
STA  BUFF  3
```

:
:
:
:

```
INA  /1030
JMP  *+2
STA  BUFF  22
JMP  * INPT
```

Multiplexer Output

When executing an OTA/031 instruction, the first 4 bits of the computer A-register specify which of the 16 channels the output data is for. In order for this instruction to be successfully executed, the output register (computer/multiplexer interface) and the byte static buffer (delay line memory) must be empty.

Again, as for inputting data to the computer, there is an access problem. With the first 4 bits in the A-register, the SKS/531 instruction can be used to check the status of the delay line memory for a given transmit channel. Since the computer will take 6.8 μ seconds (DDP-516 computer) for each transmit channel output, data should not be outputed for two adjacent channels consecutively. This is because a word can be written into the delay line memory every 4 μ seconds.

A program that can be used for outputting data to the multiplexer follows. It is continued until all channels that require output data have been tried.

OUT	BSZ 1
	LDA Chan 1
	SKS /531
	JMP *+4
	OTA /031
	JMP *-1
	JMP *+2
	STA SAV 1

	LDA Chan 3
	SKS /531
	JMP *+4
	OTA /031
	JMP *-1
	JMP *+2
	STA SAV 3

Channel 5 data routine	

	⋮

Channel 15 data routine	

Channel 2 data routine	

	⋮

•
•
•

Channel 16 data routine

5. APPENDICES

Appendix A. RS-232-B Serial Channel Standard

The RS-232-B standard serial data channel is terminated by a 25 pin Cinch connector. Signals on the input and output pins are bi-polar DC levels: -6 volts or +6 volts. The connector pins and their corresponding channel functions are as follows:

Pin 1--Protective Ground (AA)

Pin 2--Transmitted Data (BA). The terminal supplies the NRZ data stream to this pin. A logical "1" is -6 volts. A logical "0" is +6 volts.

Pin 3--Received Data (BB). This pin outputs the NRZ data stream to the terminal. A logical "1" is -6 volts. A logical "0" is +6 volts.

Pin 4--Request to Send (CA). When transmitting data onto the channel, the terminal equipment must supply +6 volts to this pin. When receiving data from the channel, the terminal equipment must supply -6 volts to this pin.

Pin 5--Clear to send (CB). This pin supplies a +6 volt transmit enable signal to the terminal. A -6 volt signal will inhibit the terminal from transmitting. When a

terminal issues a CA signal to the channel, the channel will return, after a delay, a CB signal to the terminal. Pin 6--Data Set Ready (CC). This pin supplies a +6 volt signal to the terminal to indicate when the channel can transmit or receive data. Ground indicates that the channel is not ready for communicating.

Pin 7--Signal Ground (AB).

Pin 8--Data Carrier Detector (CF). This pin supplies +6 volts to the terminal to indicate the presence of the Receive Clock (DD). -6 volts indicates the absence of DD.

Pin 9--Reserved for data set testing.

Pin 10-Reserved for data set testing.

Pin 11-Unassigned.

Pin 12-Unassigned.

Pin 13-Unassigned.

Pin 14-Unassigned.

Pin 15-Channel Transmit Clock (DB). This pin supplies a ± 6 volt square wave to the terminal equipment when transmitting data into the channel. The positive transition of DB is used for shifting data on to the BA line from the terminal.

Pin 16-Unassigned.

Pin 17-Receiver Clock (DD). This pin supplies a ± 6 volt square wave to the terminal equipment when receiving data from the channel. The BB line presents a new data bit at the

positive transition of DD.

Pin 18-Unassigned.

Pin 19-Unassigned.

Pin 20-Data Terminal Ready (CD). The terminal supplies +6 volts to this pin to indicate it is ready to operate. -6 volts indicates a not ready condition.

Pin 21-Unassigned.

Pin 22-Ring Indicator (CE). This pin supplies the terminal with +6 volts to indicate that there is a remote user trying to establish a communications link through the channel. Otherwise this pin is at -6 volts.

Pin 23-Unassigned.

Pin 24-External Transmit Clock (DA). The terminal supplies to this pin a ± 6 volt square wave when the transmitted data through the channel is to be clocked by the terminal equipment.

Pin 25-Unassigned.

Appendix B. Honeywell 16-Bit Series Standard I/O Channel

The Honeywell 16-bit series standard I/O channel is a shared bus I/O system that consists basically of 48 twisted lead pairs. Thirty pairs are used for output and 18 pairs for input.

The 30 output twisted lead pairs are:

- 16-for data bits (OTBXX)
- 10-for address bits (ADBXX)
- 1-for reset ready (RRL)
- 1-for output command (OCP)
- 1-for master clear (MSTCL)
- 1-for set mask (SMSK)

The 18 input twisted lead pairs are:

- 16-for data bits (INBXX)
- 1-for device ready (DRL)
- 1-for program interrupt (PIL)

Signals on the output and input leads are DC levels: 0 or -6 volts in the DDP-116 and 0 or +6 volts in the DDP-416, DDP-516, and H-316. All leads are shared with all interfaces. Memory access I/O channels are available as options for all these 16-bit computers.

The channel is synchronized by a specific time sequence of events. For example, within the I/O instructions there exist the following sequence of events: (a) an address goes out on the address bus, (b) a device decodes this address and responds, and (c) a strobe for the device terminates the instruction. The standard channel provides a hardware program interrupt feature to service devices on demand. The standard channel is a parallel I/O bus that is shared by all interfaces under program control.

The I/O software instructions and their hardware significance are discussed briefly.

Output Command (OCP)

This instruction initiates DC levels on the 10-bit address bus and a delay pulse on the output command twisted pair. This instruction is used to control the functioning of the I/O device, and expects no response from the device.

Sense Condition (SKS)

This instruction initiates DC levels on the 10-bit address bus and senses the input device ready lead. When a signal appears on this lead, during a set time in the instruction period, it causes the next instruction to be skipped. If no signal appears, the next instruction will be executed. This (SKS) instruction is used to test conditions of specific interfaces on the I/O bus.

Single Word Input (INA)

The input instruction initiates action by placing DC levels on the 10-bit address bus. The addressed interface then places its input data on the 16-bit input bus; simultaneously, a signal is placed on the input device ready lead. The computer will acknowledge the input with a signal on the output reset ready lead, and will skip the next instruction to be executed. In the event of no input, the addressed interface does not return a device ready signal. The computer does not skip the next instruction, nor acknowledge an input with a signal on the reset ready lead. Multiple word inputs must be accomplished by creating a program loop of single word (INA) inputs.


Single Word Output (ØTA)

The output instruction initiates action by placing DC levels on the 10-bit address bus and the 16-bit output bus. The addressed interface accepts the data by placing a signal on the input device ready lead. The computer will then respond on the reset ready lead with a signal which can be used as a strobe for the output data. The computer will then skip the next instruction to be executed. In the event the addressed interface does not accept the output, the computer will not skip the next instruction, nor respond with a signal on the reset ready lead. Multiple word outputs must be accomplished by creating a program loop of single word (ØTA) outputs.

Any interface on the I/O bus can initiate an interrupt by placing a DC level on the program interrupt lead (PIL). Since this lead is common to all interfaces, when an interrupt occurs a program using the sense condition instruction (SKS) must be used to seek out the source of interrupt, and then jump to a subroutine to service it. Priorities of program interrupts are accomplished through the use of mask bits. Each interface is assigned a bit which is used to generate its program interrupt (PIL) signal.


Refer to Honeywell Interface Manual (Pub. No. 130071624) for further details on the I/O channel of the 16-bit series computers.

Appendix C. System Schematics



TITLE	INDEX	SHEET
PREMULTIPLEX 1.5.9 B/3	1	
PREMULTIPLEX 2.6.10 B/4	2	
PREMULTIPLEX 3.7.1 B/5	3	
PREMULTIPLEX 4.8.12 B/6	4	
PREMULTIPLEX TO DATA SET CABLING	5	
HUB TO PREMULTIPLEX CABLING	6	
CLOCK & DECODE CIRCUIT	7	
PREMULTIPLEX TO HUB SYNCHRONIZER	8	
ADD 1 LOGIC	9	
DELAY LINES 9.10 B/11	10	
DELAY LINE 12 & CONTROL LOGIC	11	
CONTROL LOGIC FOR DELAY LINE 12	12	
DELAY LINES 7 B/8	13	
DELAY LINES 5 B/6	14	
DELAY LINES 3 B/4	15	
DELAY LINES 1 B/2	16	
COMPARE & STRIP SYNC CIRCUIT	17	
DOP 516 INPUT BUFFER	18	
DOP 516 INPUT FLAGS	19	
DOP 516 OUTPUT BUFFER	20	
ADDR BUS DECODE	21	
INT MASK & MASTER CLEAR CIRCUIT	22	
OSR INPUT BUS	23	
PACER & MORE FULLS CIRCUIT	24	
OUTPUT FLAGS CIRCUIT (01 TO 08)	25	
OUTPUT FLAGS CIRCUIT (09 TO 16)	26	
OUTPUT BUS & 4 BIT DECODE	27	
DRL CIRCUIT	28	
MULTIPLEXER LAYOUT-RACK 1	29	
MULTIPLEXER LAYOUT-RACK 2	30	

REV DATE	NEW YORK UNIVERSITY COURANT INSTITUTE OF MATHEMATICAL SCIENCES ENGINEERING RESEARCH LABORATORY
7/0-13-70	DATE 7-10-70
ENG V/P	ON BY A.M.K
DRAWING NO 540	SHEET NO COVER
TMU	16 PORT DATA SET MULTIPLEXER






TABLE THREE

<i>CNT</i>	<i>(acc)</i>	<i>(ab)</i>	<i>(bb)</i>	<i>(X)</i>	<i>(*)</i>
3	A28	C17	O2	O3	2
7	A26	A12	O6	O7	3
11	A24	C67	12	11	4
15	A22	A62	15	15	5

TO LEVEL CONVERTOR BLOCK
CONNECT UU-PAC CABLE A (SHT 5)
TO POSITION (6b), SEE TABLE THREE

NOTE. ALL EQUIPMENT ON THIS SHEET
IS OWN PROPERTY OF THE COMPANY.

NEW YORK UNIVERSITY
CO-OPERATIVE INSTITUTE OF MATHEMATICAL SCIENCES
ENGINEERING RESEARCH LABORATORY
V.P. DE BY N.Y. K. DATE 7-15-75





TABLE FIVE



PREMULTIPLY


57


TERM NO. U-BAC	SIGNAL	DATA SET, CONN
1	RD--	3
2	RC--	17
3	CR--	8
4	TC--	15
5	CTS--	5
6	NO /	6
7	RS--	4
8	DTR--	20
9	TD--	2
32	GRO	7 (STRAP 7B1)
11	RD--	3
12	RC--	17
13	CR--	8
14	TC--	15
15	CTS--	5
16	NO /	6
17	RS--	4
18	DTR--	20
33	GRO	7 (STRAP 7B1)

REV DATE	NEW YORK UNIVERSITY		
10-13-70	COURANT INSTITUTE OF MATHEMATICAL SCIENCES		
	ENGINEERING RESEARCH LABORATORY		
ENG VP	BY ANK	DATE 7-20-70	
DRAWING NO.	540	SHEET NO.	5
PREMULT/PLXR TO DATA SET CABLING			


REV DATE
10-13-70

COURANT INSTITUTE OF MATHEMATICAL SCIENCES			
ENGINEERING RESEARCH LABORATORY			
ENG #	CR BY A.M.K	DATE 7-10-74	
DRAWING NO.	540	SHEET NO.	5
PREMULT/PLXR TO DATA SET CABLING			








63



65










71


DELAY LINE NO. 7 AND CONTROL CIRCUITRY





REV DATE	10-13-70
COURT	INSTITUTE OF MATHEMATICAL SCIENCES
ENGINEERING RESEARCH LABORATORY	
ENG	V. P.
DRAWING NO	540
DATE	7-10-70
SHEET NO	1/3
TITLE	DELAY LINES 7&8




















89







REV DATE	10-3-70	10-3-70	10-3-70	10-3-70	10-3-70	10-3-70
ENG	V/P	DR BY A.M.K.	DATE	7-10-70		
DRAWING NO	540	SHEET NO	23			
TITLE	DSR INPUT BUS					



REV DATE	NEW YORK UNIVERSITY
O-13-70	COURANT INSTITUTE OF MATHEMATICAL SCIENCES
12-14-70	ENGINEERING RESEARCH LABORATORY
ENG V/P	DR BY AMK
DRAWING NO 540	DATE 7-10-70
SHEET NO. 24	
TITLE PACER & MORE FULLS CIRCUIT	







NEW YORK UNIVERSITY
COURANT INSTITUTE OF MATHEMATICAL SCIENCES
ENGINEERING RESEARCH LABORATORY

ENG V.P. DR. BY AMK DATE 7-10-70
DRAWING NO. 5-10 SHEET NO. 26

TITLE OUTPUT FLAGS CIRCUIT (09 TO 16)

REV. DATE 10-13-70





1	
2	
3	
4	
5	
6	
7	
8	

1	
2	
3	
4	
5	
6	
7	
8	

1	
2	
3	
4	
5	
6	
7	
8	

1	
2	DS 13-16 TO C58(PM)
3	
4	DS 9-12 TO C48(PM)
5	
6	DS 5-8 TO C38(PM)
7	
8	DS 1-4 TO C28 (PM)

1	
2	FA-335
3	FA-335
4	TG-335
5	DI-335
6	TG-335
7	DD-335
8	DD-335

1	
2	PA-336
3	DL-335
4	
5	MC-335
6	BC-335
7	PA-336
8	PA-336

1	STRIP SYNC CABLE PAC
2	DG-335
3	DG-335
4	DG-335
5	
6	TG-335
7	DL-335
8	DI-335

1	
2	DL-335
3	FA-335
4	TG-335
5	DL-335
6	FA-335
7	DL-335
8	DI-335

1	
2	DL-335
3	FA-335
4	DI-335
5	DL-335
6	FA-335
7	DL-335
8	DI-335

1	DG-336
2	DG-336
3	
4	SM-330
5	
6	SM-330
7	DJ-335
8	

1	DG-336
2	DG-336
3	
4	SM-330
5	
6	SM-330
7	
8	BC-335

1	DG-336
2	DG-336
3	
4	SM-330
5	
6	SM-330
7	
8	BC-335

1	TG-335
2	DD-335
3	DD-335
4	DI-335
5	TG-335
6	DI-335
7	DL-335
8	TG-335

1	DG-335
2	FF-335
3	FF-335
4	DI-335
5	DI-335
6	DI-335
7	DL-335
8	TG-335

1	TG-335
2	CC-152
3	DG-335
4	PA-336
5	DI-335
6	CMD22
7	DL-335
8	CMD22

1	FA-335
2	FA-335
3	TG-335
4	FA-335
5	FA-335
6	CC-152
7	CC-154
8	I/O CABLE PAC (2)

1	FA-335
2	FA-335
3	TG-335
4	FA-335
5	FA-335
6	CC-152
7	CC-154
8	I/O CABLE PAC (1)

1	TG-335
2	DL-335
3	FA-335
4	FA-335
5	DG-335
6	PA-336
7	DI-335
8	DL-335

(VIEWED FROM LL-PAC SIDE)

RACK NO. 1

REV DATE	10-3-70	DR BY	AMK	DATE	7-10-70
ENG	V P	DRAWING NO	540	SHEET NO	29
TIME					
MULTIPLEXER LAYOUT - RACK 1					

A	B	C
1 DS 788 CABLE 2 PM 788 TO C32 3 X7 532A 4 X7 532A 5 XI 532A 6 XI 532A 7 PM 182 TO C27 8 DS 182 CABLE	1 X6 532A 2 X6 532A 3 X8 532A 4 X8 532A 5 X4 532A 6 X4 532A 7 X2 532A 8 X2 532A	1 DS 585 CABLE 2 PM 586 TO C37 3 X5 532A 4 X5 532A 5 X3 532A 6 X3 532A 7 PM 384 TO C22 8 DS 384 CABLE
1 TG-335 2 DI-335 3 TG-335 4 FA-335 5 FA-335 6 DI-335 7 DI-335 8 DG-335	1 DI-335 2 FA-335 3 TG-335 4 DI-335 5 FA-335 6 FA-335 7 FA-335 8 FA-335	1 DI-335 2 CABLE TO C17 3 "Y"LC 542Y 4 "Y"LC 542Y 5 "Y"LC 542Y 6 "Y"LC 542Y 7 CABLE TO A17 8 CABLE(HUB A28)
1 TG-335 2 DI-335 3 TG-335 4 FA-335 5 FA-335 6 DI-335 7 DI-335 8 DG-335	1 DI-335 2 FA-335 3 TG-335 4 DI-335 5 FA-335 6 FA-335 7 FA-335 8 FA-335	1 DI-335 2 CABLE TO A12 3 "Y"LC 542Y 4 "Y"LC 542Y 5 FA-335 6 "Y"LC 542Y 7 CABLE TO C12 8 CABLE(HUB A26)
1 TG-335 2 DI-335 3 TG-335 4 FA-335 5 FA-335 6 DI-335 7 DI-335 8 DG-335	1 DI-335 2 FA-335 3 TG-335 4 DI-335 5 FA-335 6 FA-335 7 FA-335 8 FA-335	1 DI-335 2 CABLE TO C67 3 "Y"LC 542Y 4 "Y"LC 542Y 5 "Y"LC 542Y 6 "Y"LC 542Y 7 CABLE TO A67 8 CABLE(HUB A24)
1 TG-335 2 DI-335 3 TG-335 4 FA-335 5 FA-335 6 DI-335 7 DI-335 8 DG-335	1 DI-335 2 FA-335 3 TG-335 4 DI-335 5 FA-335 6 FA-335 7 FA-335 8 FA-335	1 DI-335 2 CABLE TO A62 3 "Y"LC 542Y 4 "Y"LC 542Y 5 "Y"LC 542Y 6 "Y"LC 542Y 7 DS 13814 CABLE TO C62 8 CABLE(HUB A22)
1 DS 15816 CABLE 2 PM 15816 TO C52 3 X15 532A 4 X15 532A 5 X9 532A 6 X9 532A 7 PM 9810 TO C47 8 DS 9810 CABLE	1 X14 532A 2 X14 532A 3 X16 532A 4 X16 532A 5 X12 532A 6 X12 532A 7 X10 532A 8 X10 532A	1 DS 13814 CABLE 2 PM 13814 TO C57 3 X13 532A 4 X13 532A 5 XII 532A 6 XII 532A 7 PM(11812) TO C42 8 DS 11812 CABLE

(VIEWED FROM LL-PAC SIDE)

RACK NO 2

REV DATE 10-13-70	NEW YORK UNIVERSITY COURANT INSTITUTE OF MATHEMATICAL SCIENCES ENGINEERING RESEARCH LABORATORY
V/P DRAWING NO. 5420	DR BY A.M.K. DATE 7-10-70 SHEET NO. 30
MULTIPLEXER LAYOUT - RACK 2 TITLE	

PRE-MULTIPLEXR
LL-PAC USED
PER 40 S

DG-335	1
DI-335	6
FA-335	7
TG-335	3
"Y"LC(NYU542Y)	4
"X"LC(NYU532A)	8

This report was prepared as an account of Government sponsored work. Neither the United States, nor the Commission, nor any person acting on behalf of the Commission:

- A. Makes any warranty or representation, express or implied, with respect to the accuracy, completeness, or usefulness of the information contained in this report, or that the use of any information, apparatus, method, or process disclosed in this report may not infringe privately owned rights; or
- B. Assumes any liabilities with respect to the use of, or for damages resulting from the use of any information, apparatus, method, or process disclosed in this report.

As used in the above, "person acting on behalf of the Commission" includes any employee or contractor of the Commission, or employee of such contractor, to the extent that such employee or contractor of the Commission, or employee of such contractor prepares, disseminates, or provides access to, any information pursuant to his employment or contract with the Commission, or his employment with such contractor.

JUN 21971
DATE DUE

NYO-1480-171		c.2
Prestianni		
AUTHOR		
A 16 channel medium speed		
TITLE		
multiplex-r.		
DATE DUE	BORROWER'S NAME	
NYO-1480-171		c.2
Prestianni		
AUTHOR		
A 16 channel medium speed		
TITLE		
multi-lex-r.		
DATE DUE	EXPIRY DATE	
MAY 1 1972	5/15/72	
MAY 15 1972 (RENEWED)		
MAY 20 1972 Gerard Feldman		

N.Y.U. Courant Institute of
 Mathematical Sciences
 251 Mercer St.
 New York, N. Y. 10012

